

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 1 235 230 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
28.08.2002 Bulletin 2002/35

(51) Int Cl.7: **G11C 16/30, G11C 16/24,
G11C 16/10**

(21) Application number: **01308023.9**

(22) Date of filing: **20.09.2001**

(84) Designated Contracting States:
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR**
Designated Extension States:
AL LT LV MK RO SI

(72) Inventor: **Lee, Yeong-Taek
Songpa-Gu, Seoul (KR)**


(74) Representative: **Mouteney, Simon James
MARKS & CLERK,
57-60 Lincoln's Inn Fields
London WC2A 3LS (GB)**

(30) Priority: **22.02.2001 US 791473**

(71) Applicant: **SAMSUNG ELECTRONICS CO., LTD.
Suwon-City, Kyungki-do (KR)**

(54) **Bit line precharge and discharge circuit for programming non-volatile memory**

(57) A NAND EEPROM having a shielded bit line architecture reduces supply voltage and ground noise resulting from charging or discharging bit lines. The EEPROM has a PMOS pull-up transistor and an NMOS pull down transistor connected to a virtual power node. A control circuit for charging or discharging bit lines controls the gate voltage of the PMOS or NMOS transistor to limit peak current when charging or discharging bit lines via the virtual power node. In particular, the control circuit operates the PMOS or NMOS transistor in a non-saturation mode to limit current. One such control circuit creates a current mirror or applies a reference voltage to control gate voltages. A programming method sets up bit lines by pre-charging unselected bit lines via the PMOS pull-up transistor having controlled gate voltage while latches in the programming circuitry charge or discharge selected bit lines according to respective data bits being stored. Another bit line setup includes two stages. A first stage pre-charges all bit lines via PMOS pull-up, and the second stage uses the latches to discharge or leave charged the selected bit lines depending on respective data bits being stored. The gate voltages of NMOS transistors in the programming circuitry can be controlled to reduce noise caused by discharging selected bit lines through the latches.

Fig. 2**EP 1 235 230 A2**

Description

BACKGROUND

Field of the Invention

[0001] This invention relates to nonvolatile semiconductor memory devices and write or programming processes for nonvolatile semiconductor memory devices.

Description of Related Art

[0002] EEPROMs, unlike many other nonvolatile memories, can electrically erase old data and write new data. This flexibility in data management makes EEPROMs the preferred nonvolatile memory in system programming, where data may be refreshed and must be available when a system powers up.

[0003] A conventional memory cell in an EEPROM includes an N-channel cell transistor, which has a floating gate over a channel region defined between N⁺ source and drain in a P-type substrate, and a control gate overlying the floating gate. The floating and control gates are made out of a conductive material such as polysilicon, a silicide, or a metal, and insulation layers are between the control and floating gates, and between the floating gate and the channel region.

[0004] In flash EEPROM, a common mechanism for erasing and programming memory cells is Fowler-Nordheim (F-N) tunneling. F-N tunneling changes the threshold voltage of a cell transistor by changing the amount of charge trapped on the floating gate of the cell transistor. For example, an exemplary erase operation applies a high voltage to a substrate while applying a low or negative voltage to the control gate of an N-channel cell transistor. The floating gate, which is between the control gate and the substrate, has a voltage that depends on the net charge trapped on the floating gate, the capacitance between the control gate and the floating gate, and the capacitance between the floating gate and the substrate. If the voltage difference between the floating gate and the substrate is larger than a voltage gap required for the F-N tunneling, electrons held in the floating gate tunnel from the floating gate into the substrate. The tunneling of the electrons from the floating gate to the substrate lowers the threshold voltage V_t of the cell transistor.

[0005] When the threshold voltage V_t is sufficiently low, the cell transistor conducts a channel current when 0V is applied to the control gate and source of the cell transistor and a positive voltage is applied to drain of the cell transistor. A cell transistor having this lowered threshold voltage is referred to as an "erased cell" or as being in an "erased state," which represents data value "1".

[0006] In an exemplary programming operation that writes a data value "0" into a cell transistor, a low voltage (e.g., 0V) is applied to the source and drain of the cell

transistor, and a high voltage (often more than 10V) is applied to the control gate of the cell transistor. In response, an inversion layer forms in a channel region under the floating gate. This channel region (i.e., the inversion layer) has the same voltage (0V) as the source and drain. When a voltage difference between the floating gate and the channel voltage becomes high enough to cause the F-N tunneling, electrons tunnel to the floating gate from the channel region, thereby increasing the threshold voltage of the cell transistor. A programming operation raises the threshold voltage of a cell transistor high enough to prevent channel current through the cell transistor when a positive read voltage is applied to the control gate, the source is grounded, and a positive voltage is applied to drain. A cell transistor having the raised threshold voltage is referred to as a "programmed cell" or as being in a "programmed state," which represents data value "0".

[0007] EEPROMs can also achieve the high integration densities necessary for an inexpensive non-volatile memory. In particular, flash EEPROMs achieve high integration density that is adaptable to large capacity subsidiary storage elements, and more specifically, NAND-type flash EEPROMs provide higher integration densities than do the other well-known types of EEPROM (e.g., NOR or AND type EEPROM).

[0008] A convention NAND-type EEPROM includes a cell array containing NAND strings, where each NAND string includes a set of cell transistors connected in series. Fig. 1 shows a conventional NAND-type flash EEPROM 100 including a cell array 110 containing multiple NAND strings 112. In cell array 110, each NAND string 112 includes a first select transistor ST, M+1 (e.g., 16) cell transistors M0 to MM, and a second select transistor GT connected in series. Each first selection transistor ST has a drain connected to a corresponding bit line. Generally, all NAND strings in a column of cell array 110 share the same bit line. The second selection transistor GT in each NAND has a source connected to a common source line CSL for the sector containing the NAND string. Gates of the first and second selection transistors in a row of NAND strings 112 are respectively coupled to a string selection line SSL and a ground selection line GSL corresponding to the row. Each word line in cell array 110 connects to the control gates of all cell transistors in a corresponding row of cell array 110.

[0009] NAND-type flash memory 100 further includes a page buffer including latch circuits 130, sense circuits (not shown), and a Y or column decoder (Y pass gates 140). The sense circuits sense the states of selected bit lines to generate output data during a read operation. Latch circuits 130 control the voltages of selected bit lines for a write operation as described further below. An X or row decoder (not shown) activates a string selection line to select a row of NAND strings 112 and a word line that is coupled to the control gates of the cell transistors to be accessed. For reasons described further below, switching transistors 126 and 122e or 122o

connect either the even numbered bit lines or the odd numbered bit lines to the sense circuits or latch circuits 130. Y pass gates 140 control and select data input/output of sense and latch circuits.

[0010] In array 110, a page includes a set of the cell transistors coupled to a word line associated with the page, and a block or sector is a group of pages. A block can include one or more NAND strings 112 per bit line. Typically, a read or write operation simultaneously reads or programs and entire page of memory cells, and an erase operation erases an entire block or sector.

[0011] To program a selected memory cell M1 in NAND flash memory 100, a bit line BL0 assigned to the memory string 112 including a selected memory cell M1 is biased to 0V. The string selection line SSL for the NAND string 112 containing the selected memory cell M1 is biased to the supply voltage Vcc to turn on the first selection transistor ST, and the ground selection line GSL is biased to 0V to turn off the second selection transistor GT. The word line WL1 connected to the control gate of the selected memory cell M1 is biased to a high voltage. Capacitive coupling between the control gate and the floating gate raises the floating gate to a voltage near the high voltage. In response to the voltage difference between the channel region and the floating gate in the selected memory cell M1, electrons from the channel region tunnel into the floating gate of the selected memory cell, thereby increasing the threshold voltage of the selected memory cell M1 to a positive level.

[0012] All control gates of memory cells included in the selected page are at the high voltage for a write operation. However, the page typically includes memory cells that will be programmed to store bit value "0" and other memory cells to be left in the erased state (i.e., are not programmed) and represent data value "1". To avoid programming a memory cell in the same page as memory cells being programmed, the channel voltage of the memory cell is boosted to reduce the voltage gap between the floating gate and the channel region. The lower voltage gap prevents significant F-N tunneling and keeps the memory cell in the erased state while other memory cells in the same page are programmed.

[0013] One useful technique for selectively increasing a channel voltage of a memory cell is often called "self-boosting". During self-boosting, the capacitive coupling between the floating gate and the channel region increases the channel voltage of a memory cell as the word line and floating gate voltages increase. Additionally, a corresponding bit line (i.e., a bit line not connected to a cell being programmed) and string selection line SSL are at a power supply voltage Vcc. Word lines other than the selected word line are at a voltage Vpass that is in a range between the control gate voltage required to turn on a memory cell and a voltage high enough to cause programming. With this biasing, the string selection transistor, which has a gate at supply voltage Vcc, turns off when the channel voltage of a cell transistor in the corresponding string reaches a voltage Vcc-Vth

where Vth is the threshold voltage of the string selection transistor. The channel voltage can further rise from the Vcc-Vth to higher levels along the word line at the programming voltage.

[0014] Before programming, a "bit line setup" pre-charges to 0V the bit lines for the selected memory cells to be programmed and pre-charges to supply voltage Vcc the bit lines not connected to a memory cell to be programmed. After programming, all of bit lines are discharged to 0V during a "bit line discharge".

[0015] Recent NAND flash EEPROM chips use more dense design rules (e.g., closer line spacing) to achieve higher levels of integration. The increased density increases the coupling capacitance between adjacent conductive lines such as bit lines. The larger coupling capacitance between adjacent bit lines makes malfunctions more likely when adjacent bit lines are charged for writing different data values. In particular, a bit line at 0V can pull down the voltage of a neighboring bit line intended to be at supply voltage Vcc, and the write operation can disturb or program the threshold voltage of an cell transistor that was intended to remain erased.

[0016] One proposal for overcoming the problems associated with the bit line couplings is to have adjacent bit lines coupled to memory cells in different pages. Accordingly, in this architecture, which is said to employ "shielded bit lines", sense amplifiers and latch circuits 130 are only available for half of the bit lines and page selection transistors 122e and 122o select a page (even or odd bit lines) for a read or programming operation. Reading or programming is still performed in the unit of a page, but an unselected bit line acts as a shield between adjacent bit lines that are in the selected page. Accordingly, the influence between selected bit lines is greatly reduced.

[0017] However, program inhibition in the shielded bit line architecture charges bit lines assigned to a non-selected page (hereinafter referred to as "shielded bit lines") and bit lines connected to memory cell that are in a selected page but not to be programmed. A page buffer 135 can charge bit lines in the selected page to supply voltage Vcc or 0V according to corresponding data bits held in corresponding latch circuits 130. Charging the shielded bit lines up to supply voltage Vcc requires additional circuitry because page buffers 130 are required for the access of the selected page.

[0018] Memory 100 of Fig. 1 includes a conventional circuit that performs the bit line setup and discharging. As shown in Fig. 1, drains of MOSFETs 102e and 102o act as connecting circuits that connect respective even and odd bit lines to a virtual power node VIRPWR. Sources of the MOSFETs 150e and 150o connect in common to node VIRPWR, and an inverter 104 charges node VIRPWR to supply voltage Vcc during a bit line setup and to ground (0V) when all of the bit line discharge.

[0019] For bit line setup, inverter 104 charges node VIRPWR to supply voltage Vcc. Assuming that even-

numbered bit lines are selected for programming, a signal VBLo is activated to turn on MOSFETs 102o and thereby charge the non-selected bit lines (i.e., odd-numbered bit lines) to supply voltage Vcc. (Gate selection signal VBLe remains deactivated during bit line setup if even-numbered bit lines are selected for programming.) After completing a programming operation, node VIRPWR goes to 0V, and signals VBLe and VBLo are both activated to turn on all MOSFETs 102o and 102e, thereby discharging all the bit lines to 0V.

[0020] As circuit density, data access rates, and required charging and discharging capacities increase, bit line setup and bit line discharge cause more noise in the power supply voltages Vcc or the ground voltage. In particular, the rapid switching when driving virtual power node VIRPWR to supply voltage Vcc or ground creates a large transient noise peak. Such noise concerns are likely to worsen as the memory circuit densities increase since the bit line setup raises half of the bit lines (the even-numbered or the odd-numbered) to supply voltage Vcc before programming. Further, discharging bit lines to ground (0V) in the worst case discharges all of bit lines after programming.

SUMMARY

[0021] In accordance with the invention, disclosed circuits and methods reduce the power and ground noise that occur when charging bit lines up to supply voltage Vcc or discharging the bit lines to ground (0V). In particular, one embodiment of the invention is a NAND EEPROM having a shielded bit line architecture. This NAND EEPROM has a virtual power node that is connected to bit lines for charging or discharging of the bit lines. A PMOS pull-up transistor and an NMOS pull down transistor connect to the virtual power node, and a control circuit for charging or discharging bit lines controls the gate voltages of the PMOS pull-up transistor and the NMOS pull-down transistor to limit peak current when charging or discharging bit lines. In particular, the control circuit operates the PMOS or NMOS transistor in a non-saturation mode to limit current. One such control circuit creates a current mirror or applies a reference voltage to control gate voltages.

[0022] One programming operation in accordance with the invention sets up bit lines by pre-charging unselected bit lines via the virtual power node and the PMOS pull-up transistor having controlled gate voltage. Latches in the programming circuitry of the EEPROM charge or discharge selected bit lines according to respective data bits being stored. At the end of the programming operation, all of the bit lines are discharged via the virtual power node and the NMOS pull-down transistor, which then has a controlled gate voltage.

[0023] Another bit line setup includes two stages. The first stage pre-charges all bit lines via the virtual power node and PMOS pull-up. The second stage uses the latches in a page buffer to discharge or leave charged

the selected bit lines depending on respective data bits being stored. The gate voltages of NMOS transistors in the programming circuitry that connect the page buffer to the bit lines can be controlled to reduce noise caused by discharging selected bit lines through the latches.

[0024] Yet another embodiment of the invention is a non-volatile memory device such as a NAND flash EEPROM having a shielded bit line architecture. The non-volatile memory device includes an array of memory cells and a bit line bias circuit. The array of memory cells includes bit lines coupled to memory cells in respective columns of the array and word lines coupled to the memory cells in respective rows of the array. The bias circuit is coupled to the bit lines and includes a switch and a control circuit. The control circuit operates the switch to limit peak current drawn when simultaneously changing the voltage on a set of the bit lines.

[0025] In one embodiment, the switch includes a first PMOS transistor coupled between a supply voltage and a virtual power node and/or a first NMOS transistor coupled between a ground and the virtual power node. A connecting circuit selectably connects the virtual power node to even and odd bit lines. In another embodiment, the bias circuit includes NMOS transistors that are between the bit lines and respective latches in a page buffer for the memory device.

[0026] The control circuit controls the gate voltage of the PMOS and/or NMOS transistors. In particular, the control circuit can bias a PMOS transistor to conduct less than a saturation current to control current when charging bit lines, turn on the PMOS transistor to maintain the charged state of the bit lines, and turn off the PMOS transistor for discharging of the bit lines. Similarly, the control circuit can bias an NMOS transistor to conduct less than a saturation current to control current when discharging bit lines, turn on the NMOS transistor to maintain the discharged state of the bit lines, and turn off the NMOS transistor for charging of the bit lines. Accordingly, the non-volatile memory device can limit current and reduce noise when a virtual power node is used to charge or discharge bit lines or when a page buffer discharges bit lines.

[0027] In one embodiment, the control circuit includes: an output terminal connected to the gate of the first PMOS transistor; sources of a reference voltage, the supply voltage, and a ground voltage; and a switch circuit operable to connect any of the reference voltage, the supply voltage, and the ground voltage to the output terminal. The source of the reference voltage can include a second PMOS transistor and a second NMOS transistor connected in series between the supply voltage and the ground voltage. A gate and a drain of the second PMOS transistor are connected together and provide the reference voltage, and when the switch circuit operates to connect the reference voltage to the output terminal, current through the first PMOS transistor mirrors a current through the second PMOS transistor.

[0028] Another exemplary embodiment of the inven-

tion is a nonvolatile memory including a cell array, a virtual power node and a connecting circuit. The connecting circuit controls connections of the virtual power node to bit lines in the cell array for charging or discharging of the bit lines then connected to the virtual power node. A PMOS transistor, an NMOS transistor, and a control circuit control the current flowing through the virtual power node. The PMOS transistor is coupled between the virtual power node and a supply voltage, and the NMOS transistor is coupled between the virtual power node and a ground. The control circuit applies a first control signal to a gate of the PMOS transistor and a second control signal to a gate of the NMOS transistor.

[0029] One embodiment of this control circuit includes a first switch coupled between a source of a first reference voltage and a first node for output of the first control signal. When the first switch is activated, the first control signal is at the first reference voltage, and the first reference voltage applied to the gate of the PMOS transistor causes the PMOS transistor to conduct a non-saturation current.

[0030] The control circuit typically further includes a second switch coupled between a source of a second reference voltage and a second node for output of the second control signal. When the second switch is activated, the second control signal is at the second reference voltage, and the second reference voltage applied to the gate of the NMOS transistor causes the NMOS transistor to conduct a non-saturation current.

[0031] The control circuit may further include first and second pairs of series-connected transistors. The first pair of transistors is connected in series between the supply voltage and ground, with the first node being between the transistors in the first pair. The second pair of transistors is connected in series between the supply voltage and ground, with the second node being between the transistors in the second pair. Turning on one of the transistors in either pair can set the first and second control signals at ground or the supply voltage to maintain the virtual power node as required for charging or discharging of bit lines.

[0032] This embodiment of the non-volatile memory may further include: a page buffer; a plurality of NMOS transistors coupled between the page buffer to the bit lines of the cell array; and a control circuit. The control circuit operates the NMOS transistors to conduct a non-saturation current when the page buffer discharges one or more of the bit lines.

[0033] Another embodiment of the invention is a programming method for a non-volatile memory. The programming method includes pre-charging bit lines to a first voltage by operating a switch that is between the first voltage and the bit lines and thereby limiting peak current flowing through the switch to the plurality of bit lines. Applying a second voltage to a selected word line programs one or more selected memory cells coupled to the selected word line, but the first voltage remaining on one of the bit lines prevents programming of a mem-

ory cell coupled to that bit line and the selected word line. Typically, the switch comprises a transistor and operating the switch comprises controlling the transistor to conduct less than a saturation current, for example, by connecting the transistor into a current mirror circuit that limits the current through the transistor.

[0034] The pre-charging can charge all bit lines or just the unselected bit lines. When just the unselected bit lines are charged, latches in a page buffer for the memory charge or discharge selected bit lines according to corresponding data bits to be written. When pre-charging charges all bit lines, the page buffer only needs to discharge or maintain the charged state of selected bit lines according to the data bits being written. When the only currents through the latches are discharging bit lines to ground, the gate voltages of NMOS transistors connecting the latches to the bit lines can control the current and reduce noise caused by current through the latches.

[0035] Yet another embodiment of the invention is programming method that includes: pre-charging selected bit lines and unselected bit lines to a first voltage using current through a PMOS transistor that has a gate voltage controlled to limit current flow to the selected and unselected bit lines. The unselected bit lines are interleaved among the selected bit lines. After pre-charging, the programming method further includes discharging at least some of the selected bit lines to corresponding data latches through a plurality of NMOS transistors that are between the selected bit lines and the data latches. Gate voltages of the NMOS transistors are controlled to limit current through the NMOS transistors during the discharging. Applying a second voltage to a selected word line programs one or more selected memory cells coupled to the selected word line, but the first voltage remaining on one of the bit lines prevents programming of a memory cell coupled to that bit line and the selected word line.

BRIEF DESCRIPTION OF THE DRAWINGS

[0036] Fig. 1 shows a conventional NAND flash EEPROM.

[0037] Fig. 2 shows a NAND flash EEPROM in accordance with an embodiment of the invention.

[0038] Figs. 3A and 3B are circuit diagrams of control circuits suitable for use in the NAND flash EEPROM of Fig. 2.

[0039] Fig. 4 is a circuit diagram of a reference voltage generator.

[0040] Fig. 5 is a circuit diagram of a variation of the control circuit of Fig. 3A.

[0041] Fig. 6 is a timing diagram of a programming operation in the NAND flash EEPROM of Fig. 2.

[0042] Fig. 7 is a circuit diagram of a sensing and latch circuit in accordance with an embodiment of the invention.

[0043] Fig. 8 is a timing diagram of an alternative pro-

gramming operation in the NAND flash EEPROM of Fig. 2.

[0044] Use of the same reference symbols in different figures indicates similar or identical items.

DETAILED DESCRIPTION

[0045] In accordance with an aspect of the present invention, transistors biased to conduct less than a saturation current can reduce noise in supply and ground voltages by reducing the peak currents during charging or discharging of bit lines for a programming operation.

[0046] Fig. 2 shows a NAND flash EEPROM 200 according to an embodiment of the invention that reduces the peak current when charging or discharging bit lines. NAND flash EEPROM 200 includes a cell array 110, which can be a conventional NAND array such as described above in regard to Fig. 1. In particular, cell array 110 includes NAND strings 112 attached to bit lines BL0 to BLN. Although Fig. 2 shows only a single NAND string 112 coupled to each bit line, a typical embodiment would have multiple NAND strings coupled to each bit line.

[0047] Each NAND string 112 includes first and second select transistors ST and GT and M+1 cell transistors M0 to MM, which are connected in series. Each first select transistor has a drain coupled to a corresponding one of bit lines BL0 to BLN and a source coupled to cell transistor M0 in the associated NAND string 112. The first select transistors ST in each row of NAND strings 112 have gates coupled to a string select line SSL. Each second select transistor GT has a drain coupled to cell transistor MM in the associated NAND string 112 and a source connected to a common source line CSL. The second select transistors GT in each row of NAND strings 112 have gates coupled to a ground select line GSL.

[0048] Cell array 110 employs a shielded-bit line architecture. In particular, in each row of array 110, the cell transistors in NAND strings 112e connected to even-numbered bit lines BL0 to BL(N-1) form one page and cell transistors in NAND strings 112o coupled to odd-numbered bit lines BL1 to BLN form another page. Selection transistors 122e and 122o select either an even page or an odd page of cell transistors for an access. Each word line WL0 to WLM connects to cell transistors in every NAND string 112 in a row of NAND strings 112, and activation of a particular word line selects the row of array 110 associated with the activated word line.

[0049] In general, a word line in memory array having the shielded-bit line architecture may correspond to more than two pages, for example, four pages. In the case of four pages per row, an access operation connects one quarter of the bit lines (i.e., the bit lines associated with the selected page) to sense and latch circuits 130. Three quarters of the bit lines (i.e., the bit lines associated with unselected pages) provide shielding to reduce the effects of coupling capacitance between the bit lines. The shielding process for a memory having

more than two pages per row is substantially the same as the shielding process for a memory having two pages per row. For ease of description, the example of two pages per row is more fully described herein.

5 [0050] While conventional NAND flash memories use inverters for charging or discharging a virtual power node and bit lines, NAND flash memory 200 employs a PMOS transistor 202 with a gate receiving a control signal VIRPWRP and an NMOS transistor 204 with a gate receiving a control signal VIRPWRN. PMOS transistor 202 charges a node VIRPWR up to supply voltage Vcc, and NMOS transistor 204 pulls node VIRPWR down to 0V. A control circuit 210 generates control signal VIRPWRP, and a control circuit 220 generates control signal VIRPWRN.

[0051] Figs. 3A and 3B are schematic diagrams of embodiments of control circuits 210 and 220 that generate control signals VIRPWRP and VIRPWRN, respectively.

20 [0052] Referring to Fig. 3A, control circuit 210 includes two PMOS transistors 302 and 306, two NMOS transistors 304 and 308, and a switch 310. PMOS transistor 302 and NMOS transistor 304 are connected in series between supply voltage Vcc and ground, and control signal VIRPWRP is generated from an output node between transistors 302 and 304. PMOS transistor 306 and NMOS transistor 308 are also connected in series between supply voltage Vcc and ground, and the gate of transistor 306 is coupled to a node between transistors 306 and 308. Switch 310 controls whether the node between transistors 306 and 308 is electrically connected to the output node between transistors 302 and 304. In an exemplary embodiment, switch 310 includes a pass gate capable of conducting with minimal voltage drop at low or high voltage levels.

35 [0053] The input signals for control circuit 210 include three control signals PCTLTP, REFCTLTP, and NCTLTP and a reference voltage VREF. Control signal PCTLTP is applied to the gate of PMOS transistor 302. Control signal REFCTLTP controls switch 310, and control signal NCTLTP is applied to the gate of NMOS transistor 304. A circuit such as a state machine (not shown) can activate control signals PCTLTP, REFCTLTP, and NCTLTP according to the timing required for programming of memory cells as described further below.

45 [0054] When control signal PCTLTP is at a low level, PMOS transistor 302 pulls control signal VIRPWRP to high level, which turns off PMOS transistor 202 (Fig. 2). Alternatively, if control signal NCTLTP is at supply voltage Vcc, NMOS transistor 304 turns on and pulls control signal VIRPWRP down to 0V, which turns on PMOS transistor 202.

50 [0055] To reduce a peak current before programming, during the bit line setup period when node VIRPWR goes to supply voltage Vcc from 0V, control signals NCTLTP and PCTLTP go to low and high levels, respectively, and turn off both transistors 302 and 304. Signal REFCTLTP is activated (e.g., at supply voltage Vcc) to

connect the node between transistors 306 and 308 to the gate of PMOS transistor 202 (Fig. 2). This configuration creates a current mirror for which the current through PMOS transistor 202 mirrors the current through PMOS transistor 306. Reference voltage VREF, which is applied to the gate of NMOS transistor, controls the current through series connected transistors 308 and 306, and accordingly controls the current through PMOS transistor 202. The non-saturation current through PMOS transistor 202 causes a controlled rise in the voltage of node VIRPWR that causes the voltage of connected even or odd numbered bit lines to correspondingly increase. Thus, the current drawn during the bit line setup is controlled to avoid sudden peaks, thereby reducing the power noise.

[0056] When the bit lines reach a sufficiently high voltage, control signal REFCTLP is deactivated, and control signal NCTLP is activated to supply voltage Vcc, turning on transistor 304. Thus, control signal VIRPWRP falls to ground voltage (0V), turning on PMOS transistor 202 to maintain bit lines at the supply voltage Vcc.

[0057] Referring to Fig. 3B, control circuit 220 includes a PMOS transistor 352, an NMOS transistor 354, and a switch 360. PMOS transistor 352 and NMOS transistor 354 are connected in series between supply voltage Vcc and ground, and control signal VIRPWRN is generated from a output node between transistors 352 and 354. In an exemplary embodiment, switch 360 controls whether reference voltage VREF is applied to the output node between transistors 352 and 354.

[0058] NMOS transistor 204, which is connected between node VIRPWR and the ground, turns on in response to control signal VIRPWRN going to supply voltage Vcc. In particular, when control signal PCTLN is at 0V, transistor 352 turns on to pull control signal up to supply voltage Vcc. This turns on NMOS transistor 204, which pulls node VIRPWR down to 0V. Alternatively, when control signal NCTLN is at supply voltage Vcc, NMOS transistor 354 turns on and pulls control signal VIRPWRN to 0V, which turns off NMOS transistor 204 to maintain node VIRPWR at supply voltage Vcc.

[0059] To reduce peak currents and system noise during the discharge period, both transistors 352 and 354 are turned off, and control signal REFCLTN is activated so that switch 360 applies reference voltage VREF to the output node between transistors 352 and 354. Accordingly, control signal VIRPWRN and the gate of NMOS transistor 204 are at reference voltage VREF, which limits the current through NMOS transistor 204. The limited current reduces ground noise that large peak current could otherwise cause when simultaneously discharging bit lines.

[0060] In the exemplary embodiment of the invention illustrated in Figs. 3A and 3B, reference voltage VREF, which can be carefully controlled using a reference voltage generator, controls the current during the bit line setup period and during the bit line discharge period. Fig. 4 shows an exemplary circuit 400 that includes a ref-

erence voltage 410 that generates a reference voltage VREF0 and a level shifter 420 that converts reference voltage VREF0 to the reference voltage VREF having the desired level.

5 [0061] In reference voltage generator 410, a resistor R1, a resistor R2, an NMOS transistor MN1, and a resistor R3 are connected in series between supply voltage Vcc and ground. The gate of transistor MN1 is connected to a node 412 between resistors R1 and R2. Another NMOS transistor MN2 is connected between node 10 412 and ground. With this configuration, the reference voltage VREF0 from the drain of NMOS transistor MN1 remains constant when supply voltage Vcc or the temperature vary.

15 [0062] Level shifter 420 includes a PMOS transistor MP1, a resistor R4, and a resistor R5 that are connected in series between supply voltage Vcc and ground. A differential amplifier 422, which controls the gate voltage of transistor MP1, has a negative input and a positive input connected to respectively receive reference voltage VREF0 and a voltage from a node between transistors R4 and R5. Reference voltage VREF thus generated from the drain of PMOS transistor MP1 has a level that depends on VREF0 and the ratio of the resistances of resistors R4 and R5.

20 [0063] A reference voltage generated by circuit 400 or by any other suitable reference voltage generator circuit can directly control the gate voltages of NMOS or PMOS transistors to limit discharging or charging currents and avoid peak currents that cause noise. A current mirror circuit as described above can use the same reference voltage to generate suitable control voltages for PMOS or NMOS transistors of the complementary conductivity type. Alternatively, embodiments can use independent mechanisms for current control through transistors of different conductivity types. For example, Fig. 5 shows an alternative embodiment of control circuit 210. In Fig. 5, a current source 508 controls the current through transistor 306 and through the current mirror created during the bit line setup period. A similar and independent current mirror circuit can limit the current flow during the bit line discharge period.

30 [0064] Fig. 6 is a timing diagram illustrating signal levels during an exemplary programming operation. The exemplary programming operation programs cell transistors in selected even-numbered NAND strings 112e and pre-charges odd numbered bit lines B/Lo to supply voltage Vcc. The programming operation of Fig. 6 is described herein in the context of NAND flash memory 200 of Fig. 2 including control circuits 210 and 220 as respectively illustrated in Figs. 3A and 3B.

35 [0065] In Fig. 6, a bit line setup period begins at a time T0 and extends to a time T1. For charging of the odd numbered bit lines B/Lo, control signals PCTLTP, REFCTLP, PCTLN, NCTLN, and VBLo are activated (i.e., at supply voltage Vcc). Control signals NCTLTP, REFCLTN, and VBLe remain deactivated (i.e., at 0V). As a result, control signals PCTLN, NCTLN, and REFCLTN

cause transistor 354 in control circuit 220 to pull signal VIRPWRN to 0V, which shuts off NMOS transistor 204. Control signals PCTLTP and NCTLTP turn off transistors 302 and 304, and control signal REFCTLTP connects PMOS transistor 202 in a current mirror circuit including transistors 306 and 308. The current through PMOS transistor 202, which charges node VIRPWR, is thus limited according to the current through transistors 306 and 308. Signal VBLo turns on transistors 102o, which electrically connect node VIRPWR to the odd numbered bit lines B/Lo. Accordingly, the odd numbered bit lines B/Lo charge up to supply voltages Vcc at a controlled rate as does node VIRPWR. This reduces the supply voltage noise created by charging the odd bit lines B/Lo at an uncontrolled rate.

[0066] In the program operation of Fig. 6, node VIRPWR does not charge the even numbered bit lines B/Le because signal VBLe turns off transistors 102e to disconnect node VIRPWR from the even numbered bit lines B/Le. During the setup period, page buffer 135 including latch circuits 130 charges even numbered bit lines B/Le to levels that depend on the bit values being stored in respective cell transistors. In particular, latch circuits 130 latch respective input data bits from Y pass gates 140, and each latch circuit 130 generates an output signal at a high or low level (supply voltage Vcc or 0V) if the corresponding input data bit is "1" or "0". For the bit line setup period, signals BLST and BLSHFe are activate to turn on transistors 122e and 126 and connect latch circuits 130 to respective even bit lines. A signal BLSHFO remains at a low level to disconnect the odd numbered bit lines from sense and latch circuits 130.

[0067] After the bit line setup period, a programming operation extends from a time T1 to a time T2. At time T1, control signal REFCTLTP becomes deactivated, and control signal NCTLTP becomes activated. As a result, transistor 304 in control circuit 210 pulls signal VIRPWRP from an intermediate voltage level to 0V, and signal VIRPWRP turns on PMOS transistor 202. The programming then proceeds in the conventional manner well known for NAND flash memory. In particular, a row decoding circuit charges select lines SSL and CSL to the supply voltage Vcc and charges the selected word line to a programming voltage, typically about 10V. During the programming, the combination of the high programming voltage on a word line coupled to a cell transistor and a low voltage on the bit line coupled to the NAND string containing the cell transistor changes the cell transistor from the erased state (representing bit value "1") to the programmed state (representing bit value "0").

[0068] After the programming period, a bit line discharge period extends from time T2 to a time T3. For discharging of the even and odd bit lines B/Le and B/Lo, control signals PCTLN REFCTLN, VBLe, and VBLo are activated (i.e., at supply voltage Vcc). Control signals PCTLTP, NCTLTP, REFCTLTP, and NCTLN become or remain deactivated (i.e., at 0V). As a result, control signals

PCTLTP, NCTLTP, and REFCTLTP cause transistor 302 in control circuit 210 to pull signal VIRPWRP to supply voltage Vcc, which shuts off PMOS transistor 202. Control signals PCTLN and NCTLN turn off transistors 352 and 354, and control signal REFCTLN sets control signal VIRPWRN at reference voltage VREF, which limits the current through NMOS transistor 204. Signals VBLe and VBLo turn on transistors 102e and 102o, which electrically connect node VIRPWR to the even and odd numbered bit lines B/Le and B/Lo. Accordingly, the bit lines discharge to 0V at a controlled rate as does node VIRPWR. This reduces the ground noise otherwise created by simultaneous, uncontrolled discharge of all of the lines B/Lo.

[0069] As described above, the bit line setup process reduces noise generated from charging of unselected (e.g., odd) bit lines. However, latch circuits 130 in page buffer 135 charge the selected (e.g., even) bit lines. In the worst case, all data bits are "high", and page buffer 135 quickly charges about half of the bit lines to supply voltage Vcc. This creates a large peak current and supply voltage noise that is difficult to reduce. In particular, NMOS transistors 126 and 122, which connect the bit lines to the latch circuits 130 of page buffer 135, are not well suited for current restriction when charging selected bit lines to supply voltage Vcc. Further, adding circuit elements (e.g., PMOS transistors) to control the current flowing between each latch circuit 130 and the respective bit lines would be difficult because the space between the bit lines is narrow in a highly integrated semiconductor memory. (In contrast, PMOS transistors 202 are not required to be at the same pitch as the bit lines because a common node VIRPWR serves all bit lines.)

[0070] In accordance with another aspect of the invention, currents spikes resulting from latch 130 simultaneously charging or discharging bit lines of the selected page are avoided using a two-part bit line setup operation and discharging through sensing and latch circuit 130. Fig. 7 is a circuit diagram of sense and latch circuitry for a single data bit. As noted above, page selection transistors 122e and 122o connect either an even bit line or an odd bit line to a sensing node 720 for an access. For a write operation, latch 130 discharges the connected bit line only if latch 130 holds a data value "0" when signal BLSLT turns on transistor 125.

[0071] Fig. 8 is a timing diagram of a programming operation that reduces supply voltage noise that results from latch circuits 130 charging and discharging of selected bit lines. The programming operation of Fig. 8 uses a bit line setup that includes two parts. During a first part, all of the bit lines (even and odd) are charged at a controlled rate. During the second part, latch circuits 130 discharge selected bit lines preferably at a controlled rate.

[0072] As shown in Fig. 8, both control signals VBLe and VBLo are activated to the supply voltage Vcc during the first part SETUP(1) of the bit line setup. Accordingly, node VIRPWR is electrically connected to all of the bit

lines. Additionally, control signals PCTL_P, REFCTL_P, PCTL_N, and NCTL_N are activated, and control signals NCTL_P and REFCTL_N are deactivated. As described above these states for control signals PCTL_N, NCTL_N, and REFCTL_N cause transistor 354 in control circuit 220 to pull signal VIRPWRN to 0V, which shuts off NMOS transistor 204. Control signals PCTL_P and NCTL_P turn off transistors 302 and 304, and control signal REFCTL_P connects PMOS transistor 202 in a current mirror circuit including transistors 306 and 308. The current through PMOS transistor 202, which charges node VIRPWR, is thus limited according to the current through transistors 306 and 308. Signals VBLe and VBLo turn on transistors 102e and 102o, which electrically connect node VIRPWR to all bit lines. Accordingly, the bit lines all charge up to supply voltages Vcc at a controlled rate as does node VIRPWR.

[0073] During or before the first part of the bit line set up, latches 130 can latch data bits from associated data lines. In the circuitry of Fig. 7 for example, a precharge signal PRE can be activated (low) to precharge node 720 and latch 130. An enable signal PBENB then disables an inverter 732 in latch 130, and Y pass gate 140 is activated to conduct a data signal from a data line to an input terminal of an inverter 734. A latch signal LATCH turns off a transistor 738 so that the data signal controls the output signal of inverter 734, which is the input signal of inverter 732. When the output signal of inverter 734 settles, signal PBENB activates inverter 732. During this time, signal BLSLT keeps transistor 126 off, and Y pass gate 140 is shut off before signal BLSLT turns transistor on during the second part SETUP(2) of the bit line setup.

[0074] At the end of the first part SETUP(1) of the bit line setup, signal REFCTL_P is deactivated to disconnect PMOS transistor 202 from the current mirror, and signal NCTL_P is activated to drive signal VIRPWRP to 0V and fully turn on PMOS transistor 202.

[0075] Control signal BLSLT is at a low level (0V) during the first part of the setup to shut off NMOS transistors 126 and disconnect latch circuits 130 from the bit lines. During the second part SETUP(2) of the bit line setup, the reference voltage VREF is applied to the gate of NMOS transistors 126. Signal BLSHFe is activated to turn on transistors 122e and connect latch circuits 130 to respective even bit lines B/Le. (In an alternative programming operation that programmed cell transistors coupled to odd numbered bit lines B/Lo, signal BLSHFo would be activated instead of signal BLSHFe.) Similarly, control signal VBLe is deactivated during the second part SETUP(2) of the bit line setup to shut off transistors 102e and disconnect the even bit lines B/Le from node VIRPWR.

[0076] All of the bit lines are charged when the second part SETUP(2) of the bit line setup starts. Latch circuits 130 discharge the bit lines corresponding to cell transistors being programmed to store the bit value "0" and maintain the charging of bit lines corresponding to cell

transistors storing the bit value "1". Unlike the case of charging bit lines to supply voltage Vcc, NMOS transistors 126 are well suited for controlling the current when discharging the selected bit lines. A control circuit 230, which is similar or identical to control circuit 220, can set the reference voltage VREF so that transistors 126 conduct non-saturation currents. (Signals BLSHFe and BLSHFo can similarly control the gate voltages of transistors 122e and 122o.) With transistors 126 limiting the current, latch circuits 130 do not cause a spike in the current. Accordingly, the program operation of Fig. 8 reduces the noise that latch circuits 130 might otherwise create in the supply voltage Vcc or ground.

[0077] Following the second part of the bit line setup, the programming operation of Fig. 8 proceeds to program selected cell transistors and discharge all of the bit lines in the same manner described above in regard to Fig. 6.

[0078] Although the invention has been described with reference to particular embodiments, the description is only an example of the invention's application and should not be taken as a limitation. Various adaptations and combinations of features of the embodiments disclosed are within the scope of the invention as defined by the following claims.

Claims

1. A non-volatile memory device comprising:

an array of memory cells including bit lines coupled to memory cells in respective columns of the array and word lines coupled to the memory cells in respective rows of the array;
a bias circuit coupled to the bit lines, wherein the bias circuit comprises a switch and a control circuit that operates the switch to limit current drawn when simultaneously changing the voltage on a set of the bit lines.

2. The non-volatile memory of claim 1, wherein:

the switch comprises a first transistor coupled between a first voltage and the bit lines; and
the control circuit controls a gate voltage of the first transistor so that during changing of the bit lines the gate voltage is less than a supply voltage and more than a ground voltage.

3. The non-volatile memory of claim 2, wherein:

the first voltage is a supply voltage; and
the first transistor is a first PMOS transistor.

4. The non-volatile memory of claim 3, wherein the control circuit comprises:

an output terminal connected to the gate of the first PMOS transistor;
sources of a reference voltage, the supply voltage, and a ground; and
a switch circuit operable to connect any of the reference voltage, the supply voltage, and the ground to the output terminal.

5. The non-volatile memory of claim 4, wherein:

the source of the reference voltage comprises a second PMOS transistor and an NMOS transistor connected in series between the supply voltage and the ground; and
a gate and a drain of the second PMOS transistor are connected together and provide the reference voltage from the gate and the drain of the second PMOS transistor, whereby when the switch circuit operates to connect the reference voltage to the output terminal, current through the first PMOS transistor mirrors a current through the second PMOS transistor.

6. The non-volatile memory of claim 2, wherein:

the first voltage is a ground; and
the first transistor is an NMOS transistor.

7. The non-volatile memory of claim 2, wherein the control circuit operates to select from among a first voltage, a second voltage, and a third voltage for connection to a gate of the first transistor.

8. The non-volatile memory of claim 7, wherein:

the first voltage allows a limited current through the first transistor;
the second voltage turns on the first transistor; and
the third voltage turns off the first transistor.

9. The non-volatile memory of claim 2, wherein:

the bias circuit further comprises a second transistor coupled between a second voltage and the bit lines; and
the control circuit controls a gate voltage of the second transistor so that when discharging the bit lines the second transistor conducts a current less than a saturation current of the second transistor.

10. The memory of claim 1, wherein:

the bit lines include even-numbered bit lines and odd-numbered bit lines which are interleaved; and
the bias circuit limits current drawn when simul-

taneously changing the voltage on the even bit lines and when simultaneously changing the voltage on the odd bit lines.

11. The non-volatile memory of claim 1, wherein the non-volatile memory is a NAND type Flash memory.

12. The non-volatile memory of claim 1, wherein:

the switch comprises a first transistor coupled between a first voltage and the bit lines; and
the control circuit controls a gate voltage of the first transistor so that during charging of the bit lines the transistor conducts a current that mirrors a reference current.

13. The non-volatile memory of claim 1, further comprising a page buffer coupled to the bit lines via the bias circuit.

14. A non volatile memory comprising:

a cell array;
a virtual power node;
a connecting circuit that controls connections of the virtual power node to bit lines in the cell array for charging or discharging of the bit lines then connected to the virtual power node;
a PMOS transistor coupled between the virtual power node and a supply voltage;
an NMOS transistor coupled between the virtual power node and a ground; and
a control circuit coupled to apply a first control signal to a gate of the PMOS transistor and apply a second control signal to a gate of the NMOS transistor.

15. The non-volatile memory of claim 14, wherein:

the control circuit comprises a first switch coupled between a source of a first reference voltage and a first node for output of the first control signal;
when the first switch is activated, the first control signal is at the first reference voltage; and
the first reference voltage applied to the gate of the PMOS transistor causes the PMOS transistor to reduce peak current.

16. The non-volatile memory of claim 15, wherein:

the control circuit further comprises a second switch coupled between a source of a second reference voltage and a second node for output of the second control signal;
when the second switch is activated, the second control signal is at the second reference voltage; and

the second reference voltage applied to the gate of the NMOS transistor causes the NMOS transistor to conduct a non-saturation current.

17. The non-volatile memory of claim 16, wherein the source of the first reference voltage comprises:

a second PMOS transistor having a source coupled to the supply voltage and a gate and a drain connected together, the first reference voltage being output from the gate of the second PMOS transistor; and

a second NMOS transistor having a drain coupled to the drain of the second PMOS transistor, a source coupled to ground, and a gate coupled to receive the second reference voltage.

18. The nonvolatile memory of claim 16, wherein the control circuit further comprises:

a first pair of transistors connected in series between the supply voltage and ground, wherein the first node is between the transistors in the first pair; and

a second pair of transistors connected in series between the supply voltage and ground, wherein the second node is between the transistors in the second pair.

19. The non-volatile memory of claim 14, wherein:

the cell array comprises a first plurality of bit lines and a second plurality of bit lines, wherein bit lines in the first plurality are interleaved with bit lines in the second plurality; and the connecting circuit comprises a first plurality of transistors connected between the virtual power node and the first plurality of bit lines, and a second plurality of transistors connected between the virtual power node and the second plurality of bit lines.

20. The non-volatile memory of claim 14, further comprising:

a page buffer;
a plurality of NMOS transistors coupled between the page buffer to the bit lines of the cell array; and
a control circuit coupled to operate the NMOS transistors to conduct a non-saturation current when the page buffer discharges one or more of the bit lines.

21. A programming method for a non-volatile memory, comprising:

pre-charging a plurality of bit lines to a first volt-

age, wherein the pre-charging comprises operating a switch that is between a supply voltage and the plurality of bit lines to limit peak current flowing through the switch to the plurality of bit lines; and

applying a second voltage to a selected word line to program one or more selected memory cells coupled to the selected word line, wherein the first voltage remaining on one of the bit lines prevents programming of a memory cell coupled to that bit line and the selected word line.

22. The method of claim 21, wherein the switch comprises a transistor and operating the switch comprises controlling the transistor to conduct less than a saturation current of the transistor.

23. The method of claim 21, wherein the switch comprises a transistor and operating the switch comprises connecting the transistor into a current mirror circuit that limits the current through the transistor.

24. The method of claim 21, wherein the pre-charging charges all bit lines that are connected to memory cells that are connected to the selected word line.

25. The method of claim 24, further comprising discharging a selected set of the bit lines, the selected set of bit lines being bit lines connected to memory cell to be programmed.

26. The method of claim 25, wherein discharging comprises operating a transistor that conducts a current from the selected bit lines so that the transistor conducts less than a saturation current of the transistor.

27. The method of claim 21, wherein the pre-charging comprises only charging unselected bit lines.

28. The method of claim 21, wherein the first voltage is less than the supply voltage.

29. A programming method for a non-volatile memory, comprising:

pre-charging selected bit lines and unselected bit lines in an array to a first voltage using current through a PMOS transistor having a gate voltage controlled to limit current flow to the selected and unselected bit lines, wherein the unselected bit lines are interleaved among the selected bit lines;
discharging some of the selected bit lines to corresponding data latches through a plurality of NMOS transistors that are between the selected bit lines and the data latches, wherein a gate voltage of the NMOS transistors are controlled to limit current through the NMOS tran-

sistors during the discharging; and
applying a second voltage to a selected word
line to program one or more selected memory
cells coupled to the selected word line, wherein
the first voltage remaining on one of the bit lines 5
prevents programming of a memory cell cou-
pled to that bit line and the selected word line.

30. The method of claim 29, wherein the discharging is
through transistors bias to conduct less than a sat- 10
uration current for the transistor.

15

20

25

30

35

40

45

50

55

Fig. 1

(Prior Art)




Fig. 2




Fig. 3A




Fig. 3B




Fig. 4




Fig. 5




Fig. 6




Fig. 7






Fig. 8





Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) EP 1 235 230 A3

(12) EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
31.03.2004 Bulletin 2004/14

(51) Int Cl.7: G11C 16/24, G11C 16/30,
G11C 16/10

(43) Date of publication A2:
28.08.2002 Bulletin 2002/35

(21) Application number: 01308023.9

(22) Date of filing: 20.09.2001

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR
Designated Extension States:
AL LT LV MK RO SI

(72) Inventor: Lee, Yeong-Taek
Songpa-Gu, Seoul (KR)

(74) Representative: Mounteney, Simon James
MARKS & CLERK,
57-60 Lincoln's Inn Fields
London WC2A 3LS (GB)


(30) Priority: 22.02.2001 US 791473

(71) Applicant: SAMSUNG ELECTRONICS CO., LTD.
Suwon-City, Kyungki-do (KR)

(54) Bit line precharge and discharge circuit for programming non-volatile memory

(57) A NAND EEPROM having a shielded bit line architecture reduces supply voltage and ground noise resulting from charging or discharging bit lines. The EEPROM has a PMOS pull-up transistor and an NMOS pull down transistor connected to a virtual power node. A control circuit for charging or discharging bit lines controls the gate voltage of the PMOS or NMOS transistor to limit peak current when charging or discharging bit lines via the virtual power node. In particular, the control circuit operates the PMOS or NMOS transistor in a non-saturation mode to limit current. One such control circuit creates a current mirror or applies a reference voltage to control gate voltages. A programming method sets up bit lines by pre-charging unselected bit lines via the PMOS pull-up transistor having controlled gate voltage while latches in the programming circuitry charge or discharge selected bit lines according to respective data bits being stored. Another bit line setup includes two stages. A first stage pre-charges all bit lines via PMOS pull-up, and the second stage uses the latches to discharge or leave charged the selected bit lines depending on respective data bits being stored. The gate voltages of NMOS transistors in the programming circuitry can be controlled to reduce noise caused by discharging selected bit lines through the latches.

Fig. 2





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 01 30 8023

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
L	DATABASE WPI Section E1, Week 200245 Derwent Publications Ltd., London, GB; Class U14, AN 2002-370749 XP002268692 & KR 2002 001 407 A (SAMSUNG ELECTRONICS CO LTD), 9 January 2002 (2002-01-09) * abstract * -& US 2002/001227 A1 (KIM EUN-CHEOL ET AL) 3 January 2002 (2002-01-03) * the whole document * ---	1-30	G11C16/24 G11C16/30 G11C16/10
X	DATABASE WPI Section E1, Week 200125 Derwent Publications Ltd., London, GB; Class U14, AN 2001-242651 XP002268693 & KR 2000 059 746 A (SAMSUNG ELECTRONICS CO LTD), 5 October 2000 (2000-10-05) * abstract * -& US 6 278 636 B1 (LEE JIN-YUB) 21 August 2001 (2001-08-21) * column 3, line 42 - column 8, line 15; figures 3,5,6 * ---	1-4, 6-15, 17-22, 24-30	TECHNICAL FIELDS SEARCHED (Int.Cl.7) G11C
A	US 6 097 638 A (KANDA KAZUSHIGE ET AL) 1 August 2000 (2000-08-01) * column 9, line 50 - column 13, line 12; figures 5,6 * ---	5,16,23	
A	US 5 754 010 A (CARAVELLA JAMES S ET AL) 19 May 1998 (1998-05-19) * column 1, line 54 - line 58 * -----	1	
The present search report has been drawn up for all claims			
Place of search MUNICH		Date of completion of the search 5 January 2004	Examiner Ramcke, T
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 1503 (3.82 (P04C01))

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 01 30 8023

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

05-01-2004

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
KR 2002001407	A	09-01-2002	US	2002001227 A1	03-01-2002
KR 2000059746	A	05-10-2000	US	6278636 B1	21-08-2001
US 6097638	A	01-08-2000	JP	10228792 A	25-08-1998
			JP	11167800 A	22-06-1999
US 5754010	A	19-05-1998	NONE		

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

THIS PAGE BLANK (USPTO)